JPH024016B2 - - Google Patents

Info

Publication number
JPH024016B2
JPH024016B2 JP59135906A JP13590684A JPH024016B2 JP H024016 B2 JPH024016 B2 JP H024016B2 JP 59135906 A JP59135906 A JP 59135906A JP 13590684 A JP13590684 A JP 13590684A JP H024016 B2 JPH024016 B2 JP H024016B2
Authority
JP
Japan
Prior art keywords
entry
page
tlb
bit
vni
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59135906A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6115249A (ja
Inventor
Kazutoshi Eguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP59135906A priority Critical patent/JPS6115249A/ja
Priority to US06/749,866 priority patent/US4731740A/en
Publication of JPS6115249A publication Critical patent/JPS6115249A/ja
Publication of JPH024016B2 publication Critical patent/JPH024016B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59135906A 1984-06-30 1984-06-30 Ｔｌｂ制御方式 Granted JPS6115249A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP59135906A JPS6115249A (ja) 1984-06-30 1984-06-30 Ｔｌｂ制御方式
US06/749,866 US4731740A (en) 1984-06-30 1985-06-28 Translation lookaside buffer control system in computer or virtual memory control scheme

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59135906A JPS6115249A (ja) 1984-06-30 1984-06-30 Ｔｌｂ制御方式

Publications (2)

Publication Number Publication Date
JPS6115249A JPS6115249A (ja) 1986-01-23
JPH024016B2 true JPH024016B2 (en]) 1990-01-25

Family

ID=15162590

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59135906A Granted JPS6115249A (ja) 1984-06-30 1984-06-30 Ｔｌｂ制御方式

Country Status (1)

Country Link
JP (1) JPS6115249A (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04128946A (ja) * 1990-09-20 1992-04-30 Fujitsu Ltd アドレス変換方式
JPH0890822A (ja) * 1994-09-28 1996-04-09 Sony Corp 印刷方法及び画像印刷装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6047623B2 (ja) * 1982-02-12 1985-10-22 株式会社日立製作所 アドレス変換方式

Also Published As

Publication number Publication date
JPS6115249A (ja) 1986-01-23

Similar Documents

Publication Publication Date Title
JP3740195B2 (ja) データ処理装置
US8028341B2 (en) Providing extended memory protection
JP3713312B2 (ja) データ処理装置
JP4295111B2 (ja) メモリ管理システム及び線形アドレスに基づいたメモリアクセスセキュリティ付与方法
US5247639A (en) Microprocessor having cache bypass signal terminal
US6321314B1 (en) Method and apparatus for restricting memory access
US5075845A (en) Type management and control in an object oriented memory protection mechanism
JP5234794B2 (ja) データ処理装置および処理回路上で実行される仮想機械によるセキュア・メモリへのアクセス制御方法
US6823433B1 (en) Memory management system and method for providing physical address based memory access security
TWI381275B (zh) 位址轉譯方法及裝置
US4731740A (en) Translation lookaside buffer control system in computer or virtual memory control scheme
US4763250A (en) Paged memory management unit having variable number of translation table levels
US20110202740A1 (en) Storing secure page table data in secure and non-secure regions of memory
JPS58102381A (ja) バツフアメモリ
KR100995146B1 (ko) 개선된 메모리 엑세스 보안을 제공하는 메모리에 디바이스엑세스를 제어하기 위한 시스템 및 방법
US4961135A (en) Translation lookaside buffer control system
JPH0260012B2 (en])
JP2001222470A (ja) トランスレーション・ルックアサイド・バッファ回路
US7577791B2 (en) Virtualized load buffers
JP2001034537A (ja) アドレス変換回路
US20050027960A1 (en) Translation look-aside buffer sharing among logical partitions
US6598050B1 (en) Apparatus and method for limited data sharing in a multi-tasking system
KR20230101826A (ko) 캐퍼빌리티들을 사용하여 메모리에 대한 액세스를 제약하기 위한 기술
JP2007280421A (ja) データ処理装置
JPH07120318B2 (ja) アクセス及び欠陥論理信号を用いて主メモリユニットを保護する装置及び方法